Linear array detectors with high spatial resolution and MHz frame-rates are essential for high-rate experiments at accelerator facilities. KALYPSO, a line array detector with 1024 pixels operating over 1 Mfps has been developed. To improve the spatial resolution and sensitivity at different wavelengths, novel p-in-n Si microstrip sensors based on have been developed with a pitch of 25 µm. The efficiency of the sensor has been improved with the use of anti reflecting (AR) coating layers optimized for near infrared, visible and near ultraviolet. In this contribution the detector system and the sensors will be presented.
Introduction
KALYPSO is a linear array detector system developed for high-rate experiments at synchrotron light sources and accelerator facilities. The detector system is now employed in different experimental stations requiring high resolution, single-shot measurements at MHz rates and different wavelengths. One of the main application of such a detector is electro-optical spectral decoding which allows scientists to probe the structure of electron bunches in a non-destructive way and with femtosecond time resolution. The previous version of KALYPSO [1] has been installed in various accelerator facilities, and has provided promising results [2] . The detector consists of a linear array sensor connected to a readout ASIC through high-density wire-bonding interconnections. Novel Si micro-strip sensors with a pitch down to 25 µm have been designed at KIT and fabricated by Fondazione Bruno Kessler (FBK). To optimize the sensitivity of the detector at different wavelengths namely the visible, near infra-red (NIR) and near ultra-violet (NUV), different anti-reflective coating (ARC) layers have been integrated to the sensor. The current version of KALYPSO consists of a Si sensor with 1024 pixels connected to eight GOTTHARD ASIC readouts. The outputs of the GOTTHARD readouts are divided among two ADCs.
Fine pitch linear array sensor
High spatial resolution is fundamental for resolving the electron bunches with ps-fs time resolution. Here at KIT, a silicon sensor with a pitch of 25 µm have been designed and optimized to match the spatial resolution requirement. A Sentaurus TCAD simulation was performed to predict and optimize the electrical behavior of the proposed sensor structures. The Figure 1 is the simulation of the total charge (holes and electrons) collection time for a sensor section for a bias voltage of 100 Volts. The readout pitch on the front end chip is fixed to 50 µm, hence in order to adapt to this pitch, an interleaved sensor to ASIC integration is required, see Figure 2a . In Figure 2b , the completed layout of the sensor with the interleaved structure is shown. The layout was created using Klayout editor. This editor has a feature which enables the designer to program the structures of the sensor. This makes it easier to parameterize the entire design. Several sensor structures with a pitch of 25 µm in large array of sizes 512, 1024 and 2048 has been produced. In addition, other structures with a pitch of 45 µm have been produced for an advanced interconnection method based on bump-bonding interconnection technology. The bumpbonding process is a thermo-compression process where two dies are electrically and mechanically connected together [3] . In the proposed scheme, the readout chip is flipped and then connected to the sensor by a so-called "gold stud-ball" bump-bonding process, see Figure 3 and Figure 4 . The main advantage such a method is compactness, and reduced noised due to short connections. and are known for increasing transmittance and decreasing reflectance [4] . Hence in order to increase the efficiency of the sensors towards near infrared, visible and near ultra-violet wavelengths, AR coatings layers have been applied to the wafers respectively. Figure 5 shows one such wafer which has been optimized for near infrared wavelength. 
Detector Architecture
The current KALYPSO system contains a line-array of up to 1024 microstrip sensors. This design as shown in the Figure 6 consists of eight readout ASICs. The front-end chip is a modified version of the Gotthard chip. The ASIC, designed in IBM 130 nm CMOS technology, takes advantage of its three gain stages with automatic stage selection to achieve a dynamic range of 10000 12 keV photons and a noise better than 300 e.n.c.. The 4 analog outputs of the ASIC are optimized for speed, allowing frame rates higher than 1 MHz, without compromises on linearity and noise performances [5] . The analog outputs are digitized by a commercial ADC with a sampling rate of 4160 MS/s. In addition to these, the PCB consists of DACs to provide voltage/current references to the front-end ASIC and a precision clock conditioner for synchronization with the external timing system of the accelerator.
This detector as seen in Figure 6 is currently under production and will be soon available for various experiments at different accelerator facilities. One of the main applications of the KALYPSO detector is electro-optical spectral decoding (EOSD). This method allows to measure the longitudinal electron bunch profiles non-destructively on a shot-by-shot basis [6] . 
Conclusion & Future work
The new version of KALYPSO is currently under development. This detector has been optimized for various wavelengths, i.e near infrared, visible and near ultra-violet. A new sensor technology is currently under design for an advanced transverse beam diagnostic detector system. This sensor will based on Low Gain Avalanche Detectors that offer a moderate internal gain while maintaining a low noise contribution [7] . The KALYPSO detector has opened up a new possibility to study fast beam dynamics in a synchrotron on a shot to shot basis at Mega frame rates.
